This paper describes a system that is designed to be able to receive packet voice signal using the Ethernet protocol in local networks using FPGA which was programmed decode the data packets. The digital data packets are then converted back into analog data that will be used to control another system. The design was implemented as four components consisting of frame starter unit, address matching unit, buffer unit and DAC processing unit. The system was designed on Xilinx development board using ISE design suite and simulated on ISIM. The test results showed that the system response was less than 40 ms. The result also showed that our proposed design only occupies 11% of number of slices and it also requires 5% of total IOBs on Xilinx Spartan 3-E.
. The system block diagram
In the receiver unit, the main process is divided into four sub processes as FS (Frame Starter), AM (Address Matching), Buffer, and DAC (Digital to Analog Converter). As the base of FPGA design, we use Xilinx Spartan 3-E starter board which provides an SPI-compatible, fourchannel, serial Digital-to-Analog Converter (DAC) with 12 bit unsigned resolution [12] . The four outputs from the DAC appear on the J5 header of the board. The J5 interface signals can be seen in Table 1 . The information in the data packets includes RX_CLK which refers to recovered clock rate of the received packet, RX_DV which refers to the validity of the received signal, and RX_D which refers to 4 bits of data. When the data packets have been received through the Ethernet, the data will be checked for the validity. If it is valid, the data will be entered into Frame Starter (FS). Then, the data will be checked to make sure that the MAC address, IP and port are correct in Address Matching (AM). After the data has been checked that it really came from the particular application sender, then the data will be stored in the buffer (BUFF). Once the data are stored, it will be converted into a serial data in Digital to Analog Conversion (DAC) process. Finally, the serial data will be sent to the DAC unit. The overall process is shown in Figure 2 . The Frame starter (FS) provides the function to calculate the amount of the data received. If the data are received as "1010", the counter will count up to 15 (1111) . However, when the received data are "1011" and the counter is already 15, then AM will be enabled and the FS will be reset. Otherwise, the counter will be reset to 0. The FS algorithm flowchart is shown in Figure 3 . The Address Matching (AM) unit serves to ensure that the data packets are originating from the application sender in the sender unit. If the received data packet information is matched, then the AM enables the Buffer. In order to ensure that the data were derived from the application sender, the data packet information including MAC, Ethernet, protocol, IP and PORT will be compared [13] . The AM unit checks whether the address is matched to that one that has been assigned. If one of the addresses does not match then the data packet will not be forwarded. The Value of Address Matching component is shown in Table 2 . 
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When all the data packet information is matched, the buffer (BUFF) will be enabled. The AM unit algorithm flowchart is shown in Figure 4 . After the buffer process is activated, the data will be stored in the address block between 00h to FFh. If the address in that block is full, the data can be stored in the next address blocks [14] . After the buffer process completes, the Digital-to-Analog Conversion (DAC) process will be enabled. The Buffer process flowchart is shown in Figure 5 . When the DAC processing module receives the information containing data to be written in its RAM, the DAC unit requests buffer to send 1 byte of the data [15] . Those data will be processed by Digital Signal Processing (DSP) sub unit in the DAC module to be transformed into 12 bits. The 12 bits of data will be added by 8 bit don't care (DC), 4 bits command, 4 bits output address at the MSB and 4 bits don't care at LSB, which makes the whole size become 32 bits. After the 32 bits of data have been stored in the latch, the digital-to-analog process will be started.
This process will continue until all set of bytes of the digital data are converted to analog. At that time, the counter should be decremented. The process goes on until the counter reaches zero. The output of the DAC process is a serial data consisting of SPI_MOSI and SPI_SCK which will be sent to the DAC unit provided on the board. Figure 6 
Results and Discussion
The receiver unit design was implemented in VHDL with Xilinx Spartan 3E started board using ISE Design Suite 13.4 and simulated in test bench using Isim [16] . The RTL Schematics Diagram and the description of the component which consist of four modules (FS, AM, BUFF, DAC) are shown in Figure 7 and Table 3 , respectively. As a comparison for the FPGA Xilinx implementation, we also implement the design in NI MyRIO FPGA board. Both device Utilization Summary are shown in Table 4 . These summaries are calculated and generated by the design suite software during the compilation process. It can be seen that the proposed method only occupies 11% of number of slices on Spartan 3-E. We also notice that it also requires 5% of total IOBs. Finally, the simulation of our design was done using Test Bench in Isim. The simulation was performed to observe how fast the designed system responds to the input stimulus. In the simulation test bench, we provide virtual input stimulus to the designed system. The virtual input stimulus data were voice data packet from Ethernet protocol which constructed from MAC address information, Ethernet type, IP header, IP protocol, port, and the voice data itself. The observation was done via the timing diagram generated by Isim. Figure 8 shows the timing 
Conclusions
The system of Digital to Analog Voice Data Packet Conversion has been implemented on FPGA. The designed system consists of four sub unit: FS (Frame Starter), AM (Address Matching), Buffer, and DAC (Digital to Analog Converter). The test results based on ISIM simulation showed that the system provides the output response in less than 40 ms. According to the percentage of utilization of the device, it can be seen that our proposed design only occupies 11% of number of slices and it also requires 5% of total IOBs on Xilinx Spartan 3-E. Our next research will focus on audio compression to reduce the memory usage and the use of other signal processing techniques to improve the quality of the reproduced sound.
